-
Notifications
You must be signed in to change notification settings - Fork 292
Implement optimized movemasks for NEON #1236
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Merged
serge-sans-paille
merged 4 commits into
xtensor-stack:master
from
onalante-ebay:neon_bitmask
Dec 29, 2025
Merged
Implement optimized movemasks for NEON #1236
serge-sans-paille
merged 4 commits into
xtensor-stack:master
from
onalante-ebay:neon_bitmask
Dec 29, 2025
+92
−16
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
10bab43 to
c75a0ea
Compare
While the scalar post-processing required to obtain one bit per lane makes this more expensive than directly supporting variable-sized bit groups (as done in Zstandard[^1]), the result is still an improvement over the current lane-by-lane algorithm. [^1]: See facebook/zstd#3139, namely `ZSTD_row_matchMaskGroupWidth`.
c75a0ea to
ffaa19d
Compare
Contributor
|
I've suggested an improvement of the 64 bit version there: https://godbolt.org/z/b7henc933 |
Contributor
Author
|
Applied, thank you for the suggestion. I will fix the GCC build in a moment. |
371ab6b to
d205b15
Compare
Contributor
|
FYI, I'm working on the aarch64 version in #1237 |
eaa1835 to
ebf7519
Compare
serge-sans-paille
added a commit
that referenced
this pull request
Dec 28, 2025
As a complement to #1236
serge-sans-paille
added a commit
that referenced
this pull request
Dec 28, 2025
As a complement to #1236
Contributor
|
LGTM once CI is good. I'll squash everything in a single commit and merge. Thanks for this! |
Contributor
Author
|
Great, thank you for your assistance. |
6f7ee16
into
xtensor-stack:master
58 of 59 checks passed
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
While the additional instructions required to obtain one bit per lane
make this more expensive than directly supporting variable-sized bit
groups (as done in Zstandard1), the result is still an improvement
over the current lane-by-lane algorithm.
To reduce duplication,
XSIMD_LITTLE_ENDIANis moved frommath/xsimd_rem_pio2.hpptoconfig/xsimd_config.hpp, and will now beavailable outside the defining header.
Footnotes
See [lazy] Optimize ZSTD_row_getMatchMask for levels 8-10 for ARM facebook/zstd#3139, namely
ZSTD_row_matchMaskGroupWidth. ↩