Educational project that explores the AITL control architecture (PID × FSM × LLM) from Python modeling to ASIC implementation using Verilog, OpenLane, Magic, and ngspice.
python magic fsm pid rtl verilog semiconductor ngspice control-system openlane llm aitl asic-education
-
Updated
Jan 21, 2026 - Python