When the "Generate Json Netlist" is used on a Verilog file, the netlist gets generated but is not visible in the project explorer. Instead of needing to manually add the json file type to the include section of the fpgaproj-file, it should be added automatically