Skip to content
View natu4u's full-sized avatar

Block or report natu4u

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. GSOC_TensorCore GSOC_TensorCore Public

    TensorCore Vector Processor for Deep Learning - Google Summer of Code Project

    Verilog 24 2

  2. APB_VIP APB_VIP Public

    This apb vip is designed for APB2, APB3, APB4 protocols

    SystemVerilog 5 4

  3. tnoc tnoc Public

    Forked from taichi-ishitani/tnoc

    Network on Chip Implementation written in SytemVerilog

    SystemVerilog 1

  4. gem5 gem5 Public

    Forked from gem5/gem5

    This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The…

    C++

  5. UVM-APB_RAL UVM-APB_RAL Public

    Forked from JoseIuri/UVM-APB_RAL

    This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.

    SystemVerilog

  6. AMBA_APB_SRAM AMBA_APB_SRAM Public

    Forked from courageheart/AMBA_APB_SRAM

    AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).

    SystemVerilog