Work-in-progress RTL pipelined MIPS processor in SystemVerilog, targeting FPGA deployment on DE10-Lite.

Python based assembler that converts .asm files into two hex files, one for instruction memory and one for data memory. Used in combination with DE-10 lite MIPS implementation.

for lab 6