Skip to content
View louislxw's full-sized avatar
  • HiSilicon
  • Singapore

Block or report louislxw

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. pe_array pe_array Public

    A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.

    Verilog 13 2

  2. linear_array linear_array Public

    A linear array of PEs for SCD

    Python 2

  3. FAM FAM Public

    Hardware/Software implementations of FFT Accumulation Method

    Jupyter Notebook 6 2

  4. Xilinx/PYNQ Xilinx/PYNQ Public

    Python Productivity for ZYNQ

    Jupyter Notebook 2.3k 860