GitHub - joallace/verilog-safe: A verilog coded FPGA safe that uses a 18 bit password and a facial code, recognized by OpenCV, to unlock it.

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
quartus		quartus
src		src

About

A verilog coded FPGA safe that uses a 18 bit password and a facial code, recognized by OpenCV, to unlock it.

No releases published