Skip to content
View hkust-zhiyao's full-sized avatar

Block or report hkust-zhiyao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RTL-Coder RTL-Coder Public

    A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.

    Python 254 30

  2. RTLLM RTLLM Public

    An open-source benchmark for generating design RTL with natural language

    Verilog 160 38

  3. MasterRTL MasterRTL Public

    MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design

    Verilog 66 13

  4. AssertLLM AssertLLM Public

    Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs

    Verilog 50 6

  5. RTL-Timer RTL-Timer Public

    Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

    Verilog 42 6

  6. CircuitFusion CircuitFusion Public

    CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)

    Python 33 4