Skip to content
View eladawy88's full-sized avatar

Block or report eladawy88

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  2. cv32e20-dv cv32e20-dv Public

    Forked from openhwgroup/cv32e20-dv

    Assembly

  3. cve2 cve2 Public

    Forked from openhwgroup/cve2

    The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

    SystemVerilog

  4. cv32e20-riscof cv32e20-riscof Public

    Forked from MikeOpenHWGroup/cv32e20-riscof

    Port of RISCOF to demonstrate the CV32E20 Processor's RISC-V ISA compatibility.