Pinned Loading

1. 5_Stage_RISC_processor 5_Stage_RISC_processor Public

   MIPS32-like 5-Stage Pipelined RISC Processor coded in Verilog alongwith a custom assembler in Python

   Verilog

2. DIGISIM-24 DIGISIM-24 Public

   Digital Circuits for DES implementation