Popular repositories Loading

1. verilog-ethernet verilog-ethernet Public

   Forked from alexforencich/verilog-ethernet

   Verilog Ethernet components for FPGA implementation

   Verilog 1

2. openFPGALoader openFPGALoader Public

   Forked from trabucayre/openFPGALoader

   Universal utility for programming FPGA

   C++ 1

3. caravel_soc_integration caravel_soc_integration Public

   Verilog 1

4. -TCL-Learning-for-Synthesis-Timing-Analysis-Open-Source-Tools- -TCL-Learning-for-Synthesis-Timing-Analysis-Open-Source-Tools- Public

   Forked from edithriot/-TCL-Learning-for-Synthesis-Timing-Analysis-Open-Source-Tools-

   This repository documents my TCL scripting journey for synthesis and timing analysis using open-source tools like Yosys and OpenTimer on Ubuntu. It includes insights from the VLSI System Design (VS…

   Verilog 1

5. ASIC-Design-Roadmap ASIC-Design-Roadmap Public

   Forked from abdelazeem201/ASIC-Design-Roadmap

   The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end produ…

   Verilog

6. awesome-opensource-asic-resources awesome-opensource-asic-resources Public

   Forked from mattvenn/awesome-opensource-asic-resources