Skip to content
View Masshat's full-sized avatar

Block or report Masshat

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Yet another alternative curriculum vitae/résumé class with LaTeX

TeX 1,519 382 Updated Jul 30, 2025

Enhance your résumé with Large Language Models

Jinja 459 132 Updated Feb 16, 2026

Dave McEwan's Personal Verilog Library

SystemVerilog 5 4 Updated Jan 17, 2024

Verilog AXI components for FPGA implementation

Verilog 1,985 525 Updated Feb 27, 2025

A List of Free and Open Source Hardware Verification Tools and Frameworks

598 56 Updated Jan 3, 2026

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,282 141 Updated Nov 22, 2024

Description of a RISC-V architecture based on MIPS 3000

C++ 13 7 Updated Apr 24, 2023

AMBA bus lecture material

Verilog 8 3 Updated Jan 21, 2020

To design test bench of the APB protocol

SystemVerilog 18 6 Updated Dec 30, 2020

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

C++ 1,789 274 Updated Mar 13, 2026

Modular hardware build system

Python 1,131 122 Updated Mar 17, 2026

Haptic input knob with software-defined endstops and virtual detents

C++ 21,563 1,240 Updated Feb 19, 2024

A curated list of awesome things related to learning Zero-Knowledge Proofs (ZKP).

5,784 908 Updated Jan 23, 2026

Docker build script for Arch Linux base with OpenVPN, WireGuard, Privoxy (http(s) proxy) and microsocks (Socks5 proxy)

Shell 51 55 Updated Mar 15, 2026

Basic Pong you can extend with rotary, sound, vga generator and autopilot

Verilog 11 2 Updated Oct 26, 2021

vendor independent TinyML deep learning library, compiler and inference framework microcomputers and micro-controllers

C++ 600 92 Updated Jul 22, 2025

CORDIC VLSI-IP for deep learning activation functions

Verilog 15 6 Updated Jul 13, 2019

Learning Modern 3D Graphics Programming

C++ 1,787 448 Updated Dec 30, 2025

A collection of Master XDC files for Digilent FPGA and Zynq boards.

Tcl 654 584 Updated Nov 12, 2024

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 755 71 Updated Jan 28, 2026

Open source ISS and logic RISC-V 32 bit project

Verilog 60 15 Updated Jan 20, 2026

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,426 321 Updated Nov 18, 2025

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Verilog 250 32 Updated Nov 29, 2018

Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

C++ 1,403 99 Updated Jan 5, 2026

📦 Prebuilt RISC-V GCC toolchains for x64 Linux.

Shell 106 14 Updated Feb 22, 2025

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,002 307 Updated Mar 17, 2026

A self-contained online book containing a library of FPGA design modules and related coding/design guides.

HTML 464 50 Updated Sep 13, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,500 323 Updated Jan 7, 2026

A list of resources related to the open-source FPGA projects

444 48 Updated Nov 26, 2022
Next