Skip to content
View JinglongC's full-sized avatar

Block or report JinglongC

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

CDC example code for CSDN blog

Verilog 13 2 Updated Oct 18, 2021

A machine learning accelerator core designed for energy-efficient AI at the edge.

Emacs Lisp 1,984 217 Updated Jan 7, 2026

Virtual whiteboard for sketching hand-drawn like diagrams

TypeScript 113,943 12,057 Updated Jan 7, 2026

The Reliable USB Formatting Utility

C 34,258 2,934 Updated Dec 22, 2025

WinDirStat is a disk usage statistics viewer and cleanup tool for Microsoft Windows

C++ 2,542 144 Updated Jan 8, 2026

B 站 btfz GNU Radio 系列视频教程

Python 131 28 Updated Jan 7, 2026

A new bootable USB solution.

C 73,619 4,645 Updated Dec 21, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,292 31 Updated Jan 6, 2026

The official NaplesPU hardware code repository

SystemVerilog 21 4 Updated Jul 27, 2019

🎮 An open-source game speed modifier.[一款开源的游戏变速器]

C++ 14,240 1,029 Updated Jan 2, 2026

This is a Software Defined Radio(SDR) project implementing a DVB-T2 receiver.

C++ 69 11 Updated Dec 13, 2025

Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.

Verilog 260 45 Updated Mar 26, 2022

USB Full Speed PHY

Verilog 48 8 Updated May 3, 2020

USB serial device (CDC-ACM)

Verilog 43 11 Updated Jun 28, 2020

An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器

Verilog 84 15 Updated Jul 4, 2024

Basic USB 1.1 Host Controller for small FPGAs

C 97 20 Updated Jun 6, 2020

Basic Simulink Blocks for modeling CDRs and PLLs

MATLAB 13 2 Updated Apr 25, 2020
MATLAB 1 Updated Jul 2, 2024

Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe

Python 102 6 Updated May 16, 2023

USB Serial on the TinyFPGA BX

Verilog 139 43 Updated Jun 20, 2021

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 848 140 Updated Dec 6, 2024

PCI Express controller model

C 71 19 Updated Oct 5, 2022

Open Source PHY v2

SystemVerilog 32 4 Updated Apr 25, 2024

USB3 PIPE interface for Xilinx 7-Series

Verilog 240 39 Updated Jan 2, 2026

A lightweight TUI application to view and query tabular data files, such as CSV, TSV, and parquet.

Rust 2,622 76 Updated Jan 4, 2026

Get windows CPU temperature with WinRing0 driver and library

C 25 16 Updated Jan 10, 2019
C 245 96 Updated Feb 7, 2017

WinRing0 is a hardware access library for Windows.

C 459 95 Updated Jan 17, 2024

The PCI Utilities

C 599 303 Updated Dec 28, 2025

test sixel in windows terminal

C 6 Updated Apr 26, 2025
Next