Skip to content
View Zero-ASIC00's full-sized avatar

Block or report Zero-ASIC00

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ORCA ORCA Public

    Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology

    Verilog 2

  2. Arm-Core Arm-Core Public

    Forked from abdelazeem201/Arm-Core

    This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by version of the ARM instruction set, release and name. In 200…

    C

  3. ASIC-Design-Roadmap ASIC-Design-Roadmap Public

    Forked from abdelazeem201/ASIC-Design-Roadmap

    The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end produ…

    Verilog

  4. cv32e40p cv32e40p Public

    Forked from openhwgroup/cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog

  5. RST_CLK_CTRL RST_CLK_CTRL Public

    Forked from M0stafaRady/RST_CLK_CTRL

    Verilog

  6. verilog_coding_guidelines verilog_coding_guidelines Public

    Forked from shalan/verilog_coding_guidelines