Skip to content
View aneels3's full-sized avatar
:octocat:
:octocat:
  • Intel
  • Bengaluru, India

Block or report aneels3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
8 stars written in Python
Clear filter

Random instruction generator for RISC-V processor verification

Python 1,254 374 Updated Oct 1, 2025

Python packages providing a library for Verification Stimulus and Coverage

Python 140 31 Updated Feb 18, 2026

QT-based viewer for UCIS coverage data

Python 9 3 Updated Feb 12, 2026

A random instruction generator for the RISCV architecture for testing purposes

Python 6 2 Updated Apr 3, 2017

Algorithm

Python 5 84 Updated Oct 28, 2021

A beginner snake game made with python2

Python 4 1 Updated Mar 29, 2018
Python 1 Updated Aug 6, 2021

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1 Updated Apr 11, 2020